The detrimental lateral band-to-band tunneling (L-BTBT) governing the OFF-state performance of the junctionless (JL) FETs is more pronounced in emerging Nanotube (NT) transistor architectures. This restricts the scaling of NT JLFETs irrespective of their ultimate electrostatic gate control due to additional core gate. Therefore, in this paper, we propose a symmetric intrinsic pocketed P i -NT JLFET which has narrow intrinsic pockets on both sides of the channel region leading to a diminished L-BTBT induced lateral parasitic BJT action in the emerging NT JLFETs. Using calibrated 3-D simulations, we demonstrate that the incorporation of an intrinsic pocket decreases the OFF-state current by around 2 orders of magnitude in the P i -NT JLFET for a gate length of 20 nm, leading to a significant ON-state to OFF-state current ratio (I ON /I OFF ) of 10 8 . Furthermore, we also show an improvement in the performance of the emerging NT junctionless accumulation mode (JAM) FETs which exhibits a degraded performance compared to NT JLFETs due to enhanced L-BTBT irrespective of their higher ON-state current. The inclusion of the intrinsic pockets in NT JAMFET (P i -NT JAMFET) reduces the L-BTBT originated OFF-state by 3 orders of magnitude for a gate length of 20 nm leading to an impressive I ON /I OFF ratio of 10 8 . Moreover, the proposed P i -NT JLFET and P i -NT JAMFET exhibit an impressive I ON /I OFF ratio of ∼ 10 8 and 10 6 , respectively, with more than 4 orders of remarkable reduction in the leakage current even when the gate length is scaled to 10 nm. Additionally, the proposed architectures exhibit lower sensitivity to the gate length modulation unlike their conventional counterpart. The P i -NT transistors exhibit superior immunity against the short channel effects of threshold-voltage roll-off due to the reduced electrostatic source/channel-to-drain coupling. Furthermore, we show that incorporating gate engineering of the dual-material gate (DMG) further enhances the performance of the P i -NT transistor. The DMG-P i -NT transistors exhibit an enhanced I ON /I OFF ratio ∼ 10 11 achievable with the proper tuning of the dual metal gate work functions. Thus, our proposed device architecture enhances the scalability of the NT JLFETs and NT JAMFETs for realizing them in the future technology nodes.
I. INTRODUCTION
The enhanced performance of today's state-of-the-art computational devices inherently depends on the miniaturized transistor technology. However, the incessant scaling of transistors is restricted by the leakage current originated static power dissipation increasing at an unacceptable rate and the detrimental short channel effects arising due to an inefficient gate control at ultra-scaled dimensions. Therefore, in the pursuit of achieving efficient gate control to dissuade short channel effects for the future technology nodes, the promising gate-all-around (GAA) nanowire (NW) architectures have been extensively investigated [1] - [4] . However, stacking the nanowires to extract a higher drive current consumes the useful chip area compensating the benefits of the scaled dimensions. Nanotube field effect transistors (NT FETs) are, therefore, proposed as an optimum device architecture for the ultimate scaling of FETs owing to their superior gate controllability due to an additional core gate along with the outer gate all around the shell [5] . The NT transistors offer a considerably increased ON-state current (I ON ) in comparison to the NW FETs for same effective silicon thickness and hence, facilitate an area scaling over the conventional nanowires [5] , [6] . Furthermore, the JLFETs which eliminate the stringent constraints of ultra-steep doping profiles and complex thermal budgets [7] - [9] exhibits a degraded ON-state current owing to lower doping in the source/drain regions [8] . JLFETs also suffer from leakage mechanism of inefficient volume depletion leading to a low resistive conduction path for electrons through the undepleted channel at the centre in OFF-state [8] .
To overcome these limitations, junctionless accumulation mode FETs (JAMFETs) were reported [10] , [11] with heavy doping in source/drain regions (N D = 1x10 20 cm −3 ). Moreover, the channel doping is kept lower in JAMFETs (N D = 1x10 18 cm −3 ) to reduce mobility degradation in the ON-state and for realizing efficient volume depletion in the OFF-state. The same kind of physical phenomenon is observed in nanotube architectures as well where a NT JLFET exhibits a reduced ON-current compared to a NT JAMFET. However, an improved gate control in the nanotube architectures arising due to an additional core gate leads to a substantially increased lateral band-to-band-tunneling (L-BTBT) of the electrons from the channel to the drain [12] and a consequent accumulation of holes generated in the channel [8] . This actuates a parasitic bipolar junction transistor (BJT) action in the lateral direction with the hole-rich channel region acting as the P-type base, the N + source extension region acting as the emitter and the N + drain extension region acting as the collector. The OFF-state current is considerably raised due to an enhanced L-BTBT induced parasitic BJT action, degrading their I ON /I OFF . This hinders the scaling and usage of NT JLFETs for low power applications irrespective of their efficient electrostatic gate control.
The heavy doping in the source/drain-extension region of NT JAMFET further reduces the tunneling width at the channel-drain extension interface and consequently, an increased L-BTBT leading to an enhanced OFF-state current [8] , [12] . The conventional gate induced drain leakage (GIDL) due to transverse band-to-band tunneling (T-BTBT), on the other hand, dominates in the gate-ondrain overlapped area at a large negative gate bias [4] , [7] . Moreover, the detrimental short channel effects severely deteriorate the performance of the NT JAMFETs owing to their increased sensitivity towards the gate length modulation. Even the dual-material gate (DMG) architecture which was recently proposed to suppress the L-BTBT in NT JAMFETs [11] results in the OFF-state current reduction by only 1 order of magnitude for a gate length of 10 nm proving their inefficacy to control the L-BTBT at the ultrashort channel gate length devices. Thus, the L-BTBT is more detrimental in NT transistors which severely degrades their performance at scaled gate lengths and therefore, must be addressed for adopting NT JLFETs and NT JAMFETs in future technology nodes.
Therefore, in this paper, we address the aforementioned problems by introducing the intrinsic pockets on both sides of the channel in NT JLFET and NT JAMFET which we term as P i -NT JLFET and P i -NT JAMFET, respectively. Based on calibrated 3-D simulations, we demonstrate that the proposed P i -NT transistor architecture leads to a diminished L-BTBT induced parasitic BJT action resulting in the decrement of the OFF-state current by around 2 orders of magnitude in NT JLFETs and 3 orders of magnitude in NT JAMFETs for a gate length of 20 nm. Therefore, the P i -NT JAMFET and P i -NT JLFET exhibits a significantly high I ON /I OFF ratio of 10 8 . Moreover, the OFF-state current reduces by more than 4 orders of magnitude even at the gate length of 10 nm resulting in a significant I ON /I OFF ratio of 10 8 and 10 6 in the proposed P i -NT JLFET and P i -NT JAMFET, respectively. Thus, the P i -NT transistors exhibit suppressed L-BTBT and an enhanced immunity against the short channel effects owing to the reduction of coupling of the electric field lines of the drain with the source/channel region resulting in the reduced threshold voltage roll off at the scaled gate lengths. This consequently leads to a reduced sensitivity of P i -NT transistors towards gate length modulation, unlike their conventional counterpart. Therefore, incorporating an intrinsic region of narrow width improves the scalability of the NT transistor by ameliorating the short-channel effects. Furthermore, we show that the performance of the P i -NT transistors can be enhanced further by incorporating the dual-material gate (DMG) engineering of appropriate work functions.
II. DEVICE STRUCTURE AND SIMULATION PARAMETERS
The 3-D schematic and cross-sectional view of the conventional NT transistor and the proposed P i -NT transistor is shown in Fig. 1 . The P i -NT transistor architecture is essentially a NT transistor with narrow intrinsic pockets within the source/drain extension regions on both sides of the gated N-type channel region. The device design parameters that we have used in simulations are listed in Table 1 . The gate metal work function of 5.1 eV is chosen for the conventional NT JLFET, respectively, to get the lowest OFF-state drain current (i.e., at V GS = 0.0 V and V DS = 1.0 V). The gate metal work function for the P i -NT JLFET is kept the same as that of the NT JLFET. For the nanotube architecture, the core gate diameter is chosen to be 20 nm. The core gate spans from the channel region till the drain end to make a contact with the outer gate. We have intentionally kept a smaller thickness (t gcd = 5 nm) of the core gate in the inner gate-drain extension overlap region to minimize the gate-to-drain Miller capacitance. As gate sidewall spacers are inevitable for realizing the NT transistors, we have incorporated the SiO 2 as a gate sidewall spacer material for all the devices. The doping profiles are considered uniform for all the regions with an abrupt roll-off at the junctions. The doping can be precisely controlled in NT architectures via in-situ doping during the bottom-up epitaxial growth [5] .
SENTAURUS device simulator TCAD (release I-2013.12) has been used for all the 3-D simulations [13] . Various models invoked in the simulation set up are Lombardi mobility model and Philips unified mobility model to take care of the mobility degradation due to the field and impurity doping. Bandgap narrowing effects arising due to heavily doped source/drain extension regions are included using Slotboom model. Fermi-Dirac statistics, Auger recombination, and Shockley-Reed-Hall recombination is also enabled. A non-local band-to-band tunneling (BTBT) model is used for considering the L-BTBT. The simulation set-up was well calibrated from the experimental results of the [4] as shown in Fig. 2 (a) and as reported in [11] .
III. SCALABILITY ANALYSIS OF NT JLFETS
The transfer characteristics of a conventional NT JLFET and NT JAMFET for the scaled gate lengths are shown in Fig. 2(b) . The OFF-state current of a NT JLFET rises by 2 orders of magnitude on decreasing the gate length from 20 nm to 10 nm. The gate length scaling also results in the significant threshold voltage shifts to lower gate voltages. The threshold voltage is computed using the constant current method and is defined as the gate voltage at which the device attains a constant current of 10 −8 A which corresponds to a normalized current of ∼100 nA/μm [14] . The normalization factor is taken as the effective silicon film circumference which is the average of the inner and outer circumference, i.e., π (d core + t Si ) = 30π [6] . On the other hand, the proposed P i -NT JLFET overcome these limitations and leads to an overall substantially improved performance even at sub-20 nm gate lengths as discussed in the next subsections.
A. WORKING OF A P I -NT JLFET
The P i -NT JLFET is essentially a NT JLFET with the inclusion of intrinsic pockets on both sides of the channel region. The physics governing the improved performance of a P i -NT JLFET can be explained from the energy band profiles in OFF-state ( Fig. 3(a) ). The inclusion of an intrinsic pocket facilitates the potential drop over the width of the intrinsic region which results in a diminished peak electric field at the drain-extension-channel interface in P i -NT JLFET compared to a conventional NT JLFET as shown in Fig. 3(b) . This results in an increased tunneling width at the drainextension channel interface in OFF-state as evident from Fig. 3 (a) which consequently lowers the tunneling probability of the electrons from the channel region to the drain region. The suppressed L-BTBT subsequently leads to a reduced hole concentration in the channel as shown in Fig. 4 . The hole concentration in the channel region of a P i -NT JLFET (Fig. 4(b) ) is lower than the conventional NT JLFET (Fig. 4(a) ). This diminished hole concentration prevents the internal forward biasing of the source-channel junction (emitter-base junction of the lateral parasitic BJT) leading to a significantly reduced parasitic BJT action. Moreover, the intrinsic pockets offer a higher barrier at the source-channel interface which prevents the electrons from the source to surmount the barrier leading to a reduced electron concentration in the channel in OFF-state as can be seen from Fig. 5 . In addition, an enhanced source to channel barrier height further impedes the turning ON of the parasitic BJT. The aforementioned reasons are responsible for a significantly reduced leakage current in P i -NT JLFETs which consequently leads to an impressive I ON /I OFF ratio. The parameters of pocket also have key importance in determining the performance of the P i -NT JLFETs as the pocket length modulates the energy band profiles and hence, the tunneling barrier width which dictates the L-BTBT. The presence of wider pocket results in a reduced electric field leading to an attenuation in the energy band transition which increases the tunneling width as shown in Fig. 6(b) . As the pocket length L P is increased further, the influence of the gate on the tunneling junction diminishes, and the triggering point of the L-BTBT shifts towards negative gate voltages as can be seen from Fig. 6(a) . As a result, the OFF-state current is reduced by ∼2 orders leading to a significant I ON /I OFF ratio of ∼10 8 in P i -NT JLFETs for a gate length of 20 nm. However, inclusion of the pocket in P i -NT JLFETs leads to the ON-state current loss as evident from Fig. 7(a) due to the increased series resistance of the lightly doped pocket regions and an increased threshold voltage. The threshold voltage of the P i -NT JLFET increases with the pocket length as evident from Fig. 8 . The inclusion of wider pocket results in a higher source-channel barrier height leading to a higher threshold voltage of the proposed device. This rise in threshold voltage is responsible for a degradation in the ON-state current. The loss in the ON-state current is around 56% for the NT JLFET for a pocket length of 10 nm. However, the OFF-state current reduces drastically as the pocket length increases leading to an overall high I ON /I OFF ratio.
We have also analysed the impact of each pocket individually to decouple the impact of the two pockets on the device performance. The inclusion of lightly doped pocket only towards the source-extension side which we refer as source-pocketed NT JLFETs result in a higher barrier height at the source-channel interface without modifying the tunneling barrier width at the drain-channel interface. As a result, the OFF-state current is slightly reduced, but detrimental L-BTBT induced leakage current will not be considerably affected by the pocket at the source-extension side. However, as evident from Fig. 9(a) , the ON-state current of a sourcepocketed NT JLFET is almost the same as that of the proposed P i -NT JLFET. This is attributed to the presence of a barrier at the source-extension side of the channel which slightly degrades the ON-state current as can be seen from the ON-state energy band profiles in Fig. 10(a) . On the other hand, the presence of a pocket only at the drainextension side which we refer as drain-pocketed NT JLFET enhances the tunneling barrier width at the drain-channel interface as evident from the OFF-state energy band profiles in Fig. 9(b) . This consequently suppresses the L-BTBT component of the GIDL leading to a significant reduction in the OFF-state current as shown in Fig. 9(a) . Thus, a pocket placed on the drain-extension side of the channel plays a crucial role in reducing L-BTBT. However, to keep the device symmetrical, it is desirable to have pockets on both sides of the channel. Furthermore, we have also shown the impact of individual pocket on the ON-state current of NT JLFET. As shown in Fig. 7(b) , the loss in ON-current is higher for the source pocketed NT-JLFET compared to drain pocketed NT JLFET which is attributed to the increase in threshold voltage due to enhanced source-channel barrier height.
We have also compared the drain-bias sensitivity of L-BTBT induced OFF-state current in conventional NT JLFET and P i -NT JLFET as shown in Fig. 10(b) . While a low drain voltage of 0.5 V is not sufficient to initiate the L-BTBT, a higher V DS (> 0.8V) leads to a larger drain induced barrier lowering (DIBL) and an enhanced drain induced barrier thinning (DIBT) [15] resulting in an increased L-BTBT in conventional NT JLFETs which easily actuates the parasitic BJT action. On the other hand, the sensitivity of the OFFstate current to drain voltage is quite reduced in proposed P i -NT JLFET. A reduced L-BTBT in P i -NT JLFET leads to an increased source-to-channel barrier height which further inhibits the parasitic BJT to trigger. Thus, increment in the OFF-state current of a P i -NT JLFET with drain bias is quite low compared to its conventional counterpart. 
B. PERFORMANCE OF P I -NT JLFETS AT SCALED GATE LENGTHS
The motivation behind employing the intrinsic pocket is to enhance the tunneling width for reducing the detrimental L-BTBT and to enhance the source-channel barrier height even at the scaled gate lengths for ameliorating the parasitic BJT action as well as the detrimental short channel effects. The increased L-BTBT component in NT JLFETs due to the core gate degrade their performance at the scaled gate lengths and lowers the source-channel barrier height as evident from Fig. 11(b) . The parasitic BJT action which is governed by the source-channel barrier as well as effective base width, is, therefore, more detrimental at the scaled gate lengths. Thus, we have also analyzed the performance of the proposed P i -NT JLFETs at the scaled gate lengths to check their efficacy as shown in Fig. 11(a) . The P i -NT JLFET exhibits a lower electric field at the channel-drain extension interface which leads to a gradual bending of the energy bands and hence, an enlarged tunnelling width as depicted in Fig. 11(b) . This decreases the L-BTBT induced holes and consequently prevents the suppression of source-channel barrier height. The source-side pocket also enhances the barrier height at the source-channel interface even at a scaled gate length. Triggering the parasitic BJT will, therefore, be difficult at the scaled gate lengths in P i -NT JLFET. As a result, the OFF-state current in P i -NT JLFET architecture is significantly reduced by 4 orders leading to an extremely high I ON /I OFF ratio of 10 8 compared to a conventional NT JLFET with an I ON /I OFF ∼10 4 for L g = 10 nm). Thus, P i -NT JLFET exhibits a remarkable I ON /I OFF ratio of 10 8 even at a scaled gate length of 10 nm which is not achievable with a conventional NT JLFET (I ON /I OFF ∼10 6 ) with a gate length of 20 nm.
Next, we have also analyzed the threshold voltage (V th ) roll-off for the proposed P i -NT JLFET. The V th roll-off is given as V th = V th L g = 20 nm − V th L g = 10 nm
(1)
It is evident from Fig. 12 that the conventional NT JLFET exhibits a significant amount of V th roll-off compared to the proposed P i -NT JLFET. The calculated V th comes out to be 210 mV for a conventional NT JLFET and 41 mV for a P i -NT JLFET resulting in a suppression of V th roll off by 80%. The suppressed threshold-voltage roll-off and a reduced drain bias sensitivity in our proposed architecture clearly reflect the reduced coupling of the drain field lines with the source/channel regions at the scaled gate lengths. Thus, the addition of intrinsic pockets facilitates the scalability of the nanotube JLFETs.
IV. SCALABILITY ANALYSIS OF NT JAMFETS A. PARASITIC BJT ACTION IN P I -NT JAMFETS
The conventional NT JAMFET exhibits a higher ON-state current owing to heavily doped source/drain extension regions. However, it also exhibits an enhanced lateral electric field at the drain-extension-channel interface in the OFF-state as shown in Fig. 13(a) leading to a reduction in the tunneling width which dictates the L-BTBT. The resultant increase in L-BTBT accumulate the holes in the channel region and suppresses the source-channel barrier as evident from Fig. 13(b) . The parasitic BJT action is, therefore, more pronounced in NT JAMFETs owing to an enhanced L-BTBT and a suppressed barrier at the source-channel interface. This significantly raises the OFF-state current of NT JAMFETs leading to a degraded I ON /I OFF ratio of ∼10 5 irrespective of their higher ON-current and henceforth, compensates the overall gain of NT JAMFETs. Therefore, we have also improved the performance of NT JAMFETs by introducing intrinsic pockets within the extension regions and termed it as P i -NT JAMFET. The device dimensions used for the NT JAMFET and P i -NT JAMFET are mentioned in Table 1 . The source/drain extension and channel doping are kept at 10 20 cm −3 and 10 18 cm −3 , respectively and the gate metal work function is kept at 4.7 eV. The introduction of intrinsic pockets significantly increases the tunneling width at the drain-channel interface which reduces the L-BTBT action and prevents the hole generation in the channel region. This leads to a higher barrier height at the source-channel interface as evident from Fig. 14(b) which consequently inhibits the parasitic BJT action to trigger. Thus, the presence of intrinsic pockets significantly improves the performance of the accumulation mode FETs by reducing the L-BTBT induced OFF-state current by 3 orders for a gate length of 20 nm as shown in Fig. 14(a) . This leads to an I ON /I OFF ratio of 10 8 unlike conventional NT JAMFET which exhibits an I ON /I OFF ratio of 10 5 .
The threshold voltage of the P i -NT JAMFET as a function of the pocket length follows the same trend as that of P i -NT JLFET as shown in Fig. 15 . The incorporation of a wider pocket results in a higher source-channel barrier height leading to a corresponding increase in the threshold voltage of the proposed P i -NT JAMFETs. Moreover, loss in ON-state current and I ON /I OFF ratio in P i -NT JAMFETs with the pocket length follows a similar trend as that of P i -NT JLFETs as evident from Fig. 16(a) . The loss in the ON-state current is around 62% for the P i -NT JAMFET for a pocket length of 10 nm. Furthermore, the impact of individual pocket on the ON-state current loss is also analyzed as shown in Fig. 16(b) . The ON-state current degradation is more for the source pocketed JAMFET owing to a higher barrier offered by the source-side pocket.
B. PERFORMANCE OF P I -NT JAMFETS AT SCALED GATE LENGTHS
We have also checked the efficacy of the proposed P i -NT JAMFET at scaled gate lengths. As shown in Fig. 17 , the OFF-state performance of the conventional NT JAMFETs governed by the L-BTBT induced BJT action dramatically deteriorates at the scaled gate lengths leading to a degraded I ON /I OFF ratio and therefore, hinders their scaling. The NT JAMFETs exhibit a higher sensitivity to the gate length modulation compared to NT JLFETs leading to an OFF-state current increment by around 4 orders when the gate length is scaled to 10 nm. However, a remarkable reduction in the OFF-state current by ∼ 5 orders of magnitude is observed in P i -NT JAMFETs for a gate length of 10 nm leading to a promising I ON /I OFF ratio of 10 6 (instead of ∼ 10 in a conventional NT JAMFET of L g = 10 nm). Such a high I ON /I OFF ratio of >10 5 can be achieved in a conventional NT JAMFET with L g = 20 nm. Furthermore, we have also analyzed the drain bias sensitivity and threshold voltage roll-off in the proposed P i -NT JAMFET. The sensitivity of the OFFstate current to drain voltage is quite reduced in proposed P i -NT JAMFET compared to a conventional NT JAMFET as evident from Fig. 18(a) . Moreover, a reduced threshold voltage roll-off of 80 mV is observed as can be seen from threshold voltage plot in Fig. 18(b) . Thus, the inclusion of pockets facilitates the scaling of the nanotube JAMFETs and also reduces their sensitivity to gate length modulation.
V. GATE ENGINEERED P I -NT TRANSISTORS
The gate engineering of the dual-material gate (DMG) has been explored widely in lateral channel devices to improve their electrical performance [15] - [18] and has also been experimentally demonstrated [18] . Therefore, we have also investigated the performance of the P i -NT transistors by incorporating the dual-material gates M 1 and M 2 of appropriate work functions φ M1 and φ M2 (Fig. 19) . Our simulation results show that the DMG-P i -NT JLFETs exhibit an optimum performance for a work-function combination of φ M1 = 5.3 eV and φ M2 = 4.6 eV. This leads to a decrement of the OFF-state current by around 4 orders of magnitude leading to an enhanced I ON /I OFF ratio of ∼10 10 for a gate length of 20 nm as shown in Fig. 20(a) .
The DMG, on the other hand, is more effective in P i -NT JAMFETs leading to a higher reduction in L-BTBT leakage as shown in Fig. 20(b) . The work function combination of φ M1 = 5.2 eV and φ M2 = 4.2 eV results in around 8 order of OFF-state leakage current reduction leading to a remarkable I ON /I OFF of ∼10 11 at L g = 20 nm. An enlarged tunneling width is responsible for the remarkable performance as evident from the OFF-state energy band profiles in Fig. 21 . The inclusion of a lower work function gate metal M 2 increases the tunneling barrier width which eventually reduces the L-BTBT at the drain-channel interface and leads to a reduced OFF-state leakage even at the scaled gate lengths. As evident from Fig. 22 , the DMG P i -NT JAMFETs exhibit a superior performance even at a scaled gate length of 10 nm leading to an enhanced I ON /I OFF ratio of ∼10 8 .
We have also plotted the subthreshold swing of various configurations in Fig. 23 . A slight degradation in the subthreshold swing is observed in DMG P i -NT transistors which align with the findings of [16] as the control gate M 1 dictates the subthreshold behavior of the DMG FET architectures [12] , [16] . Moreover, for a DMG P i -NT JLFET and DMG P i -NT JAMFET, the threshold voltage is apparently higher. This is attributed to the higher work function of the control gate in DMG architectures. As the control gate dictates the threshold voltage of the DMG architectures as demonstrated in [12] , [16] , a higher work function of the control gate (i.e., M1 ) results in a higher threshold voltage of the DMG NT architectures. The higher threshold voltage leads to a degraded ON-state current of DMG NT architectures. Additionally, the conventional DMG NT architectures as demonstrated in [12] are not appreciably effective in suppressing the L-BTBT for a gate length of 10 nm I ON /I OFF ∼ 10 2 ). The proposed P i -DMG NT architectures, on the other hand, are effective in suppressing the L-BTBT and exhibits an excellent OFF-state behavior compared to DMG NT JAMFETs even at scaled gate length of 10 nm leading to high I ON /I OFF ratio.
VI. CONCLUSION
In this paper, a novel P i -NT JLFET and P i -NT JAMFET architecture is proposed to facilitate the scaling of the emerging nanotube JLFETs and JAMFETs. Based on the calibrated 3-D simulation results, we demonstrate that the P i -NT JLFET and P i -NT JAMFET architectures exhibit a drastically reduced OFF-state current which is attributed to the mitigated L-BTBT and a higher source-channel barrier height. This suppresses the parasitic BJT action leading to an extremely high I ON /I OFF ratio of 10 8 in P i -NT JLFET and P i -NT JAMFET, respectively, for a gate length of 20 nm. Furthermore, the P i -NT transistor architectures exhibit a drastically reduced parasitic BJT action even at a reduced gate length of 10 nm leading to a substantial I ON /I OFF ratio of ∼10 8 and 10 6 in P i -NT JLFET and P i -NT JAMFET, respectively. Moreover, the proposed P i -NT transistors architecture exhibits a superior immunity against the detrimental short channel effects such as V th roll-off and also exhibits a reduced drain bias sensitivity of the leakage current proving the efficacy of the device for scaled technology nodes. Therefore, intrinsic pockets play a crucial role in significantly improving the scaling of NT transistors. However, the inclusion of wider pocket also increases the threshold voltage of the device which degrades the ON-state current of the device. We also demonstrate that P i -NT transistors incorporated with DMG gate engineering leads to a significantly reduced OFF-state current resulting in an I ON /I OFF ratio of 10 11 . However, this large gain in OFF-state current comes at the cost of a further degraded ON-state current in DMG P i -NT transistors. This is attributed to a higher shift in the threshold voltage which is dictated by the control-gate work function of the DMG P i -NT architectures. By adjusting the threshold voltage via control gate work function, the ON-state current can be gained back to a certain level in DMG P i -NT architectures. Therefore, a reduction in the ON-state current and an enhancement in I ON /I OFF can be traded-off by the appropriate choice of the work function of the control gate leading to an acceptable I OFF . Thus, our work highlights the importance of addressing the L-BTBT which hinders the device scaling and presents an effective way to mitigate it. The proposed P i -NT transistors could be a lucrative option for the future technology nodes and are worth experimenting.
